		OIFE	$\lambda$					age I OI J	
FORM PTO-1449 (Modified)			ATTY. DOCKET NO.		SERIAL NO.:				
FORM PTO-1449 (Modified)    LIST OF PATENTS AND PUBLICATIONS		رير 95	IL920030035US1		10/695,970				
FOR APPLI	CANT'S INFORM	ATION	58.5X	APPLICANT: Be	n-David et	al.			
DISCLOSUI	RE STATEMENT	THE STATE OF THE S			<del> </del>				
				FILING DATE: 29-Oct-2003		GROUP:	219	11	
REFERENCE	DESIGNATION	U.S. PATEN	NT D	OCUMENTS .					
EXAMINER INITIALS	DOCUMENT NUMBER	DATE		NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)		
MI	6665790		Glo	ossner et al.			2000-02-29		
AF KIVI.	6915411		Moreno et al.			2002-07-18			
ing AC	2004-0078554	<del>                                     </del>	Glossner et al.		<del>                                     </del>		2003-06-07		
FOREI	GN PATENT DOC	UMENTS	<u> </u>	· · · · · · · · · · · · · · · · · · ·					
	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSLATION		
	,						YES	NO	
				· ·······					
OTHE	R ART (Including A	uthor, Title, Da	te, P	ertinent Pages, etc.)		<u> </u>	<del></del>	<del></del>	
MA		Preeti Ranjan Panda, Nikil D. Dutt, and Alexandru Nicolau. "Efficient utilization of sratch-pad memory in embedded processor applications", in European Design and Test Conf., March 1997							
AE KM.		Keith D. Cooper, Timothy J. Harvey. "Compiler controlled Memory", Eighth Int. Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 100-104, Oct, 1998							
- IND - AF	Integrated Memo	Masaaki Kondo, Hideki Okawara, Hiroshi Nakamaru, Taisuke Boku. "SCIMA: Software Controlled Integrated Memory Architecture for High Performance Computing", http://citeseer.nj.nec.com/376639.html 2000 mx							
m/\	Architecture for I	William Y. Chen, Roger Bringmann, Scott A Mahlke, Richard E. Hank, James E. Sicolo. "An Efficient Architecture for Loop Based Data Preloading", 25th Annual International Symposium on Microarchitecture (1992) http://citeseer.nj.nec.com/chen92efficient.html							
in AH	1	Matthew A. Postiff, Trevor Mudge. "Smart Register Files for High Performance Microprocessors". http://citeseer.nj.nec.com/postiff99smart.html							
IA KM	Components to I	Matthew A. Postiff, David Greene, Steve Raasch, Trevor Mudge. "Integrating Superscalar Processor Components to Implement Register Caching". http://citeseer.nj.nec.com/468226.html 2001							
L/VI;	Jesus Corbal, Roger Espasa, and Mateo Valero. "Exploiting a new level of DLP in multimedia applications", in Intl. Symposium on Microarchitecture, pages 72-79, 1999.								
EXAMINER	M. Shehm			DATE CONSIL	ERED 2	6.2007			
EXAMINER:	Initial if reference cons	idered, whether or considered. Include	not c	itation is in conforman	ce with MPE	P 609. Draw	line throug	ş <b>h</b>	

FORM PTO-1449 (Modified)  LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION			ATTY. DOCKET NO. SERIAL NO.: 10/695,970  APPLICANT: Ben-David et al.				·			
DISCLO	DISCLOSURE STATEMENT			FILING DATE: 29-Oct-2003				GROUP: 2191		
REFEREN	NCE D	ESIGNATION	U.S. PATENT	DOCUMENTS						
EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)			
FO	REIG	N PATENT DOCU	MENTS							
		DOCUMENT	DOCUMENT NUMBER DATE COUNTRY	COLINTRY	CLASS	SUBCLASS	TRANSLATION			
							YES	NO ·		
ОТ	IVED	DT (Including A	About Title Date	Dardinand Danie ada N						
01	nek /			, Pertinent Pages, etc.)				i		
kM.	AK	Huy Nguyen and Lizy Kurlan John. "Exploiting SIMD parallelism in DSP and multimedia algorithms using the AltiVec technology", in Intl. Conf. on Supercomputing, pages 11-20 1997								
KM	AL	A. J. C. Bik, M. Girkar, P. M. Grey, and X. Tian. "Efficient exploitation of parallelism on Pentium III and Pentium 4 processor-based systems", Intel Technology J., February 2001.								
Kli	AM	Andreas Krall and Sylvain Lelait. "Compilation techniques for mutimedia processors", Intl. J. of Parallel Programming, 28(4):347-361, 2000.								
KiM	AN	Samuel Larsen, Emmet Witchel, and Saman Amarasinghe. "Techniques for increasing and detecting memory alignment", Technical Memo 621, MIT LCS, Novermber 2001.								
M	AO.	David Callahan et al. "Improving Register Allocation for Subscripted Variables", Proceedings of the ACM SIGPLAN '90 Conference on Programming Language Design and Implementation, White Plains NY, June 20-22, 1990.								
MX	AP	Kandemir et al., "Optimizing Inter-Nest Data Locality", CASES 2002, Oct. 8-11 2002, Grenoble, France								
M	AQ	Doshi et al., "Opti	nizing Software D	Pata Prefetches with Ro	tating Regis	ters'( IEEE 2	2001) 257-	267.		
EXAMIN	IERO	M_ V	ulm	DATE CONSIL	DERED	2.6.20	807			
				ot citation is in conforman				h		

FORM PTO-1449 (Modified)  LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT			ATTY. DOCKET NO.		SERIAL NO.: 10/695,970				
			IL920030035US1						
			APPLICANT: Ben-David et al.						
			FILING DATE: 29-Oct-2003		GROUP: 2191				
REFERENCE D	DESIGNATION	U.S. PATENT	DOCUMENTS		•				
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)			
							<del></del>		
FOREIG	EN PATENT DOCU	JMENTS			<u> </u>				
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION			
					] [	YES	NO		
OTHER	ART (Including Au	ithor, Title, Date,	Pertinent Pages, etc.	)	<u> </u>				
AR AR	Jaewook Shin et al., "Compiler-Controlled Caching in Superword Register Files for Multimedia Extension Architectures", In Int. Conf. on Parallel Architectures and Compiler Techniques, pages 45–55, 2002.								
AS AS	Notes In Compute	er Science; Vol. 123	se Analysis and its Ap 39 archive Proceeding al Computing, Pages:	s of the 9th	Cache Optimi International	izations", Workshop	Lecture on		
		•	-		•	,			
					1				
	·								
							•		
EXAMINERO	No 1/4	the	DATE CONSII	DERED	2.6.2	007			
EXAMINER: In citation if not in	itial if reference consideration	dered, whether or not	citation is in conforman	ce with MPE	P 609. Draw I	ine through	<u> </u>		